

Lampiran 1 : Datasheet Mikrokontroler AVR ATmega 8535

Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions – Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
 - 8K Bytes of In-System Self-Programmable Flash
Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits
In-System Programming by On-chip Boot Program
True Read-While-Write Operation
 - 512 Bytes EEPROM
Endurance: 100,000 Write/Erase Cycles
 - 512 Bytes Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four PWM Channels
 - 8-channel, 10-bit ADC
 - 8 Single-ended Channels
 - 7 Differential Channels for TQFP Package Only
 - 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x for TQFP Package Only
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP, 44-lead TQFP, 44-lead PLCC, and 44-pad QFN/MLF
- Operating Voltages
 - 2.7 - 5.5V for ATmega8535L
 - 4.5 - 5.5V for ATmega8535
- Speed Grades
 - 0 - 8 MHz for ATmega8535L
 - 0 - 16 MHz for ATmega8535



8-bit AVR[®]
Microcontroller
with 8K Bytes
In-System
Programmable
Flash

ATmega8535
ATmega8535L

Summary

2502KS-AVR-10/06





Note: This is a summary document. A complete document is available on our Web site at www.atmel.com.



Pin Configurations

Figure 1. Pinout ATmega8535



Disclaimer

Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.


ATmega8535(L)

Overview

The ATmega8535 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the ATmega8535 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8535 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 512 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain in TQFP package, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the asynchronous timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8535 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega8535 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

AT90S8535 Compatibility The ATmega8535 provides all the features of the AT90S8535. In addition, several new features are added. The ATmega8535 is backward compatible with AT90S8535 in most cases. However, some incompatibilities between the two microcontrollers exist. To solve this problem, an AT90S8535 compatibility mode can be selected by programming the S8535C fuse. ATmega8535 is pin compatible with AT90S8535, and can replace the AT90S8535 on current Printed Circuit Boards. However, the location of fuse bits and the electrical characteristics differs between the two devices.

AT90S8535 Compatibility Mode

Programming the S8535C fuse will change the following functionality:

- The timed sequence for changing the Watchdog Time-out period is disabled. See "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 45 for details.
- The double buffering of the USART Receive Register is disabled. See "AVR USART vs. AVR UART – Compatibility" on page 146 for details.

4 ATmega8535(L)


2502KS-AVR-12/06

ATmega8535(L)

Pin Descriptions

V_{CC}	Digital supply voltage.
GND	Ground.
Port A (PA7..PA0)	<p>Port A serves as the analog inputs to the A/D Converter.</p> <p>Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port B (PB7..PB0)	<p>Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port B also serves the functions of various special features of the ATmega8535 as listed on page 60.</p>
Port C (PC7..PC0)	<p>Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p>
Port D (PD7..PD0)	<p>Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.</p> <p>Port D also serves the functions of various special features of the ATmega8535 as listed on page 64.</p>
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 37. Shorter pulses are not guaranteed to generate a reset.
XTAL1	Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
XTAL2	Output from the inverting Oscillator amplifier.
AVCC	AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V _{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V _{CC} through a low-pass filter.
AREF	AREF is the analog reference pin for the A/D Converter.

Lampiran 2 : Datasheet IC LM555



February 1995

LM555/LM555C Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output


Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

Schematic Diagram



TL/H/7851-1

LM555/LM555C Timer

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+18V
Power Dissipation (Note 1)	
LM555H, LM555CH	760 mW
LM555, LM555CN	1180 mW
Operating Temperature Ranges	
LM555C	0°C to +70°C
LM555	-55°C to +125°C

Storage Temperature Range -85°C to +150°C

Soldering Information

Dual-In-Line Package	
Soldering (10 Seconds)	260°C
Small Outline Package	
Vapor Phase (60 Seconds)	215°C
Infrared (15 Seconds)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics ($T_A = 25^\circ\text{C}$, $V_{CC} = +5\text{V}$ to $+15\text{V}$, unless otherwise specified)


Parameter	Conditions	Limits						Units
		LM555			LM555C			
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage		4.5		18	4.5		18	V
Supply Current	$V_{CC} = 5\text{V}$, $R_L = \infty$ $V_{CC} = 15\text{V}$, $R_L = \infty$ (Low State) (Note 2)		3 10	5 12		3 10	6 15	mA mA
Timing Error, Monostable								
Initial Accuracy	$R_A = 1\text{k}$ to $100\text{k}\Omega$, $C = 0.1\ \mu\text{F}$, (Note 3)		0.5			1		%
Drift with Temperature			30			50		ppm/°C
Accuracy over Temperature			1.5			1.5		%
Drift with Supply			0.05			0.1		%/V
Timing Error, Astable								
Initial Accuracy	$R_A, R_B = 1\text{k}$ to $100\text{k}\Omega$, $C = 0.1\ \mu\text{F}$, (Note 3)		1.5			2.25		%
Drift with Temperature			90			150		ppm/°C
Accuracy over Temperature			2.5			3.0		%
Drift with Supply			0.15			0.30		%/V
Threshold Voltage			0.667			0.667		$\times V_{CC}$
Trigger Voltage	$V_{CC} = 15\text{V}$ $V_{CC} = 5\text{V}$	4.8 1.45	5 1.67	5.2 1.9		5 1.67		V V
Trigger Current			0.01	0.5		0.5	0.9	μA
Reset Voltage		0.4	0.5	1	0.4	0.5	1	V
Reset Current			0.1	0.4		0.1	0.4	mA
Threshold Current	(Note 4)		0.1	0.25		0.1	0.25	μA
Control Voltage Level	$V_{CC} = 15\text{V}$ $V_{CC} = 5\text{V}$	9.6 2.9	10 3.33	10.4 3.8	9 2.6	10 3.33	11 4	V V
Pin 7 Leakage Output High			1	100		1	100	nA
Pin 7 Sat (Note 5)								
Output Low	$V_{CC} = 15\text{V}$, $I_7 = 15\text{mA}$		150			180		mV
Output Low	$V_{CC} = 4.5\text{V}$, $I_7 = 4.5\text{mA}$		70	100		80	200	mV

Electrical Characteristics $T_A = 25^\circ\text{C}$, $V_{CC} = +5\text{V to } +15\text{V}$, (unless otherwise specified) (Continued)


Parameter	Conditions	Limits						Units
		LM555			LM555C			
		Min	Typ	Max	Min	Typ	Max	
Output Voltage Drop (Low)	$V_{CC} = 15\text{V}$							
	$I_{SINK} = 10\text{ mA}$		0.1	0.15		0.1	0.25	V
	$I_{SINK} = 50\text{ mA}$		0.4	0.5		0.4	0.75	V
	$I_{SINK} = 100\text{ mA}$		2	2.2		2	2.5	V
	$I_{SINK} = 200\text{ mA}$		2.5			2.5		V
	$V_{CC} = 5\text{V}$							
Output Voltage Drop (High)	$I_{SOURCE} = 200\text{ mA}$, $V_{CC} = 15\text{V}$		12.5			12.5		V
	$I_{SOURCE} = 100\text{ mA}$, $V_{CC} = 15\text{V}$	13	13.3		12.75	13.3		V
	$V_{CC} = 5\text{V}$	3	3.3		2.75	3.3		V
Rise Time of Output			100			100		ns
Fall Time of Output			100			100		ns

- Note 1:** For operating at elevated temperatures the device must be derated above 25°C based on a $+150^\circ\text{C}$ maximum junction temperature and a thermal resistance of 164°C/w (TO-5), 106°C/w (DIP) and 170°C/w (SO-8) junction to ambient.
- Note 2:** Supply current when output high typically 1 mA less at $V_{CC} = 5\text{V}$.
- Note 3:** Tested at $V_{CC} = 5\text{V}$ and $V_{CC} = 15\text{V}$.
- Note 4:** This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total ($R_A + R_B$) is 20 M Ω .
- Note 5:** No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.
- Note 6:** Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.

Connection Diagrams




Order Number LM555H or LM555CH
See NS Package Number H08C




Order Number LM555J, LM555CJ,
LM555CM or LM555CN
See NS Package Number J08A, M08A or N08E

Typical Performance Characteristics


Minimum Pulse Width Required for Triggering




Supply Current vs Supply Voltage




High Output Voltage vs Output Source Current




Low Output Voltage vs Output Sink Current




Low Output Voltage vs Output Sink Current




Low Output Voltage vs Output Sink Current




Output Propagation Delay vs Voltage Level of Trigger Pulse




Output Propagation Delay vs Voltage Level of Trigger Pulse



Discharge Transistor (Pin 7) Voltage vs Sink Current



Discharge Transistor (Pin 7) Voltage vs Sink Current



TL/H/7851-4

Applications Information

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of $t = 1.1 R_A C$, at the end of which time the voltage equals $2/3 V_{CC}$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.



$V_{CC} = 5V$
 TIME = 0.1 ms/DIV.
 $R_A = 9.1 k\Omega$
 $C = 0.01 \mu F$

Top Trace: Input 5V/Div.
 Middle Trace: Output 5V/Div.
 Bottom Trace: Capacitor Voltage 2V/Div.

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least $10 \mu s$ before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.




FIGURE 3. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Applications Information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.



TL/H/7851-8

$V_{CC} = 5V$
 TIME = 20 μs /DIV. Top Trace: Output 5V/Div.
 $R_A = 3.9 k\Omega$ Bottom Trace: Capacitor Voltage 1V/Div.
 $R_B = 3 k\Omega$
 $C = 0.01 \mu F$

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C$$

Thus the total period is:


$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is: $D = \frac{R_B}{R_A + 2R_B}$




TL/H/7851-10

FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.




TL/H/7851-11

$V_{CC} = 5V$ Top Trace: Input 4V/Div.
 TIME = 20 μs /DIV. Middle Trace: Output 2V/Div.
 $R_A = 9.1 k\Omega$ Bottom Trace: Capacitor 2V/Div.
 $C = 0.01 \mu F$

FIGURE 7. Frequency Divider


PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.



TL/H/7851-12

FIGURE 8. Pulse Width Modulator



TL/H/7851-13


$V_{CC} = 5V$ Top Trace: Modulation 1V/Div.
 TIME = 0.2 ms/DIV. Bottom Trace: Output Voltage 2V/Div.
 $R_A = 9.1 k\Omega$
 $C = 0.01 \mu F$

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.

Lampiran 3 : Datasheet IC 4001



National Semiconductor

March 1988

CD4001BM/CD4001BC Quad 2-Input NOR Buffered B Series Gate

CD4011BM/CD4011BC Quad 2-Input NAND Buffered B Series Gate

General Description

These quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.


All inputs are protected against static discharge with diodes to V_{DD} and V_{SS} .

Features


- Low power TTL compatibility
- 5V–10V–15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 μ A at 15V over full temperature range

Fan out of 2 driving 74L or 1 driving 74LS

Schematic Diagrams



TL/F/5939-1




CD4001BC/BM


TL/F/5939-2

¼ of device shown
 $J = A + B$
 Logical "1" = High
 Logical "0" = Low

*All inputs protected by standard CMOS protection circuit.



TL/F/5939-5



CD4011BC/BM

TL/F/5939-6

¼ of device shown
 $J = A \cdot B$
 Logical "1" = High
 Logical "0" = Low

*All inputs protected by standard CMOS protection circuit.

CD4001BM/CD4001BC Quad 2-Input NOR Buffered B Series Gate
 CD4011BM/CD4011BC Quad 2-Input NAND Buffered B Series Gate

Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at any Pin	-0.5V to $V_{DD} + 0.5V$
Power Dissipation (P_D)	
Dual-In-Line	700 mW
Small Outline	500 mW
V_{DD} Range	-0.5 V_{DC} to +18 V_{DC}
Storage Temperature (T_S)	-65°C to +150°C
Lead Temperature (T_L)	
(Soldering, 10 seconds)	280°C

Operating Conditions


Operating Range (V_{DD})	3 V_{DC} to 15 V_{DC}
Operating Temperature Range	
CD4001BM, CD4011BM	-55°C to +125°C
CD4001BC, CD4011BC	-40°C to +85°C

DC Electrical Characteristics CD4001BM, CD4011BM (Note 2)


Symbol	Parameter	Conditions	-55°C		+25°C			+125°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I_{DD}	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or V_{SS}		0.25		0.004	0.25		7.5	μA
		$V_{DD} = 10V, V_{IN} = V_{DD}$ or V_{SS}		0.50		0.005	0.50		15	μA
		$V_{DD} = 15V, V_{IN} = V_{DD}$ or V_{SS}		1.0		0.006	1.0		30	μA
V_{OL}	Low Level Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$	} $I_O < 1 \mu A$	0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V_{OH}	High Level Output Voltage	$V_{DD} = 5V$		4.95		4.95	5		4.95	V
		$V_{DD} = 10V$	} $I_O < 1 \mu A$	9.95		9.95	10		9.95	V
		$V_{DD} = 15V$		14.95		14.95	15		14.95	V
V_{IL}	Low Level Input Voltage	$V_{DD} = 5V, V_O = 4.5V$		1.5		2	1.5		1.5	V
		$V_{DD} = 10V, V_O = 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_O = 13.5V$		4.0		6	4.0		4.0	V
V_{IH}	High Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$		3.5		3.5	3		3.5	V
		$V_{DD} = 10V, V_O = 1.0V$		7.0		7.0	6		7.0	V
		$V_{DD} = 15V, V_O = 1.5V$		11.0		11.0	9		11.0	V
I_{OL}	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$		0.64		0.51	0.88		0.36	mA
		$V_{DD} = 10V, V_O = 0.5V$		1.6		1.3	2.25		0.9	mA
		$V_{DD} = 15V, V_O = 1.5V$		4.2		3.4	8.8		2.4	mA
I_{OH}	High Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.8V$		-0.64		-0.51	-0.88		-0.36	mA
		$V_{DD} = 10V, V_O = 9.5V$		-1.6		-1.3	-2.25		-0.9	mA
		$V_{DD} = 15V, V_O = 13.5V$		-4.2		-3.4	-8.8		-2.4	mA
I_{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.10		-10 ⁻⁵	-0.10		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.10		10 ⁻⁵	0.10		1.0	μA

Connection Diagrams

CD4001BC/CD4001BM
Dual-In-Line Package



CD4011BC/CD4011BM
Dual-In-Line Package



DC Electrical Characteristics CD4001BC, CD4011BC (Note 2)										
Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
I _{DD}	Quiescent Device Current	V _{DD} = 5V, V _{IN} = V _{DD} or V _{SS}		1		0.004	1		7.5	μA
		V _{DD} = 10V, V _{IN} = V _{DD} or V _{SS}		2		0.005	2		15	μA
		V _{DD} = 15V, V _{IN} = V _{DD} or V _{SS}		4		0.006	4		30	μA
V _{OL}	Low Level Output Voltage	V _{DD} = 5V } I _O < 1 μA		0.05		0	0.05		0.05	V
		V _{DD} = 10V }		0.05		0	0.05		0.05	V
		V _{DD} = 15V }		0.05		0	0.05		0.05	V
V _{OH}	High Level Output Voltage	V _{DD} = 5V } I _O < 1 μA	4.95		4.95	5		4.95		V
		V _{DD} = 10V }	9.95		9.95	10		9.95		V
		V _{DD} = 15V }	14.95		14.95	15		14.95		V
V _{IL}	Low Level Input Voltage	V _{DD} = 5V, V _O = 4.5V		1.5		2	1.5		1.5	V
		V _{DD} = 10V, V _O = 9.0V		3.0		4	3.0		3.0	V
		V _{DD} = 15V, V _O = 13.5V		4.0		6	4.0		4.0	V
V _{IH}	High Level Input Voltage	V _{DD} = 5V, V _O = 0.5V	3.5		3.5	3		3.5		V
		V _{DD} = 10V, V _O = 1.0V	7.0		7.0	6		7.0		V
		V _{DD} = 15V, V _O = 1.5V	11.0		11.0	9		11.0		V
I _{OL}	Low Level Output Current (Note 3)	V _{DD} = 5V, V _O = 0.4V	0.52		0.44	0.88		0.36		mA
		V _{DD} = 10V, V _O = 0.5V	1.3		1.1	2.25		0.9		mA
		V _{DD} = 15V, V _O = 1.5V	3.6		3.0	8.8		2.4		mA
I _{OH}	High Level Output Current (Note 3)	V _{DD} = 5V, V _O = 4.6V	-0.52		-0.44	-0.88		-0.36		mA
		V _{DD} = 10V, V _O = 9.5V	-1.3		-1.1	-2.25		-0.9		mA
		V _{DD} = 15V, V _O = 13.5V	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.30		-10 ⁻⁵	-0.30		-1.0	μA
		V _{DD} = 15V, V _{IN} = 15V		0.30		10 ⁻⁵	0.30		1.0	μA

AC Electrical Characteristics* CD4001BC, CD4001BM					
T _A = 25°C, Input t _i ; t _f = 20 ns, C _L = 50 pF, R _L = 200k. Typical temperature coefficient is 0.3%/°C.					
Symbol	Parameter	Conditions	Typ	Max	Units
t _{PHL}	Propagation Delay Time, High-to-Low Level	V _{DD} = 5V	120	250	ns
		V _{DD} = 10V	50	100	ns
		V _{DD} = 15V	35	70	ns
t _{PLH}	Propagation Delay Time, Low-to-High Level	V _{DD} = 5V	110	250	ns
		V _{DD} = 10V	50	100	ns
		V _{DD} = 15V	35	70	ns
t _{THL} , t _{TLH}	Transition Time	V _{DD} = 5V	90	200	ns
		V _{DD} = 10V	50	100	ns
		V _{DD} = 15V	40	80	ns
C _{IN}	Average Input Capacitance	Any Input	5	7.5	pF
C _{PD}	Power Dissipation Capacity	Any Gate	14		pF

*AC Parameters are guaranteed by DC correlated testing.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages measured with respect to V_{SS} unless otherwise specified.

Note 3: I_{OL} and I_{OH} are tested one output at a time.

AC Electrical Characteristics* CD4011BC, CD4011BM

$T_A = 25^\circ\text{C}$, Input t_r ; $t_f = 20$ ns. $C_L = 50$ pF, $R_L = 200\text{k}$. Typical Temperature Coefficient is $0.3\%/^\circ\text{C}$.

Symbol	Parameter	Conditions	Typ	Max	Units
t_{PHL}	Propagation Delay, High-to-Low Level	$V_{DD} = 5\text{V}$	120	250	ns
		$V_{DD} = 10\text{V}$	50	100	ns
		$V_{DD} = 15\text{V}$	35	70	ns
t_{PLH}	Propagation Delay, Low-to-High Level	$V_{DD} = 5\text{V}$	85	250	ns
		$V_{DD} = 10\text{V}$	40	100	ns
		$V_{DD} = 15\text{V}$	30	70	ns
t_{THL}, t_{TLH}	Transition Time	$V_{DD} = 5\text{V}$	90	200	ns
		$V_{DD} = 10\text{V}$	50	100	ns
		$V_{DD} = 15\text{V}$	40	80	ns
C_{IN}	Average Input Capacitance	Any Input	5	7.5	pF
C_{PD}	Power Dissipation Capacity	Any Gate	14		pF

*AC Parameters are guaranteed by DC correlated testing.

Typical Performance Characteristics








FIGURE 5




FIGURE 6

Typical Performance Characteristics (Continued)




FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12




FIGURE 13




FIGURE 14

Lampiran 4 : Datasheet IC CD4051 BC



M74HC4051


SINGLE 8-CHANNEL
ANALOG MULTIPLEXER/DEMULTIPLEXER

- LOW POWER DISSIPATION:
 $I_{CC} = 4\mu\text{A}(\text{MAX.})$ at $T_A = 25^\circ\text{C}$
- LOGIC LEVEL TRANSLATION TO ENABLE
5V LOGIC SIGNAL TO COMMUNICATE
WITH $\pm 5\text{V}$ ANALOG SIGNAL
- LOW "ON" RESISTANCE:
70 Ω TYP. ($V_{CC} - V_{EE} = 4.5\text{V}$)
50 Ω TYP. ($V_{CC} - V_{EE} = 9\text{V}$)
- WIDE ANALOG INPUT VOLTAGE RANGE:
 $\pm 6\text{V}$
- FAST SWITCHING:
 $t_{pd} = 15\text{ns}$ (TYP.) at $T_A = 25^\circ\text{C}$
- LOW CROSSTALK BETWEEN SWITCHES
- HIGH ON/OFF OUTPUT VOLTAGE RATIO
- WIDE OPERATING SUPPLY VOLTAGE
RANGE ($V_{CC} - V_{EE}$) = 2V TO 12V
- LOW SINE WAVE DISTORTION:
0.02% at $V_{CC} - V_{EE} = 9\text{V}$
- HIGH NOISE IMMUNITY:
 $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (MIN.)
- PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 4051

DESCRIPTION


The M74HC4051 is a single eight-channel analog MULTIPLEXER/DEMULTIPLEXER fabricated with silicon gate C²MOS technology and it is pin to pin compatible with the equivalent metal gate CMOS4000B series.

PIN CONNECTION AND IEC LOGIC SYMBOLS



July 2001

1/12



ORDER CODES

PACKAGE	TUBE	T & R
DIP	M74HC4051B1R	
SOP	M74HC4051M1R	M74HC4051RM13TR
TSSOP		M74HC4051TTR

It contains 8 bidirectional and digitally controlled analog switches.

A built-in level shifting is included to allow an input range up to $\pm 6\text{V}$ (peak) for an analog signal with digital control signal of 0 to 6V.


V_{EE} supply pin is provided for analog input signals. It has an inhibit (INH) input terminal to disable all the switches when is at high level. For operation as a digital multiplexer/demultiplexer, V_{EE} is connected to GND.

A, B and C control inputs select one channel out of eight.

All inputs are equipped with protection circuits against static discharge and transient excess voltage.

M74HC4051


CONTROL INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
3	COM OUT/IN	Common Output/Input
6	INH	INHIBIT Input
7	V _{EE}	Negative Supply Voltage
11, 10, 9	A, B, C	Select Inputs
13, 14, 15, 12, 1, 5, 2, 4	0 to 7	Independent Input/Outputs
8	GND	Ground (0V)
16	V _{CC}	Positive Supply Voltage

I/O EQUIVALENT CIRCUIT




TRUTH TABLE

INPUT STATE				ON CHANNEL
INH	C	B	A	
L	L	L	L	0
L	L	L	H	1
L	L	H	L	2
L	L	H	H	3
L	H	L	L	4
L	H	L	H	5
L	H	H	L	6
L	H	H	H	7
H	X	X	X	NONE

X: Don't care

FUNCTIONAL DIAGRAM



M74HC4051**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	-0.5 to +7	V
$V_{CC} - V_{EE}$	Supply Voltage	-0.5 to +13	V
V_I	Control Input Voltage	-0.5 to $V_{CC} + 0.5$	V
$V_{I/O}$	Switch I/O Voltage	$V_{EE} - 0.5$ to $V_{CC} + 0.5$	V
I_{CK}	Control Input Diode Current	± 20	mA
I_{OK}	I/O Diode Current	± 20	mA
I_T	Switch Through Current	± 25	mA
I_{CC} or I_{GND}	DC V_{CC} or Ground Current	± 50	mA
P_D	Power Dissipation	500(*)	mW
T_{stg}	Storage Temperature	-65 to +150	$^{\circ}C$
T_L	Lead Temperature (10 sec)	300	$^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied

(*) 500mW at 65 $^{\circ}C$; derate to 300mW by 10mW/ $^{\circ}C$ from 65 $^{\circ}C$ to 85 $^{\circ}C$

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{CC}	Supply Voltage	2 to 6	V
V_{EE}	Supply Voltage	-6 to 0	V
$V_{CC} - V_{EE}$	Supply Voltage	2 to 12	V
V_I	Input Voltage	0 to V_{CC}	V
$V_{I/O}$	I/O Voltage	V_{EE} to V_{CC}	V
T_{op}	Operating Temperature	-55 to 125	$^{\circ}C$
t_r t_f	Input Rise and Fall Time	$V_{CC} = 2.0V$	0 to 1000
		$V_{CC} = 4.5V$	0 to 500
		$V_{CC} = 6.0V$	0 to 400


M74HC4051**DC SPECIFICATIONS**

Symbol	Parameter	Test Condition			Value						Unit	
		V _{CC} (V)	V _{EE} (V)		T _A = 25°C			-40 to 85°C		-55 to 125°C		
					Min.	Typ.	Max.	Min.	Max.	Min.		Max.
V _{IHC}	High Level Input Voltage	2.0			1.5			1.5		1.5		V
		4.5			3.15			3.15		3.15		
		6.0			4.2			4.2		4.2		
V _{ILC}	Low Level Input Voltage	2.0					0.5		0.5		0.5	V
		4.5					1.35		1.35		1.35	
		6.0					1.8		1.8		1.8	
R _{ON}	ON Resistance	4.5	GND	V _I = V _{IHC} or V _{ILC}		85	180		225		270	Ω
		4.5	-4.5	V _{I/O} = V _{CC} to V _{EE}		55	120		150		180	
		6.0	-6.0	I _{I/O} ≤ 2mA		50	100		125		150	
		2.0	GND	V _I = V _{IHC} or V _{ILC}		150						
		4.5	GND	V _{I/O} = V _{CC} or V _{EE}		70	150		190		230	
		4.5	-4.5	I _{I/O} ≤ 2mA		50	100		125		150	
		6.0	-6.0			45	80		100		120	
ΔR _{ON}	Difference of ON Resistance between switches	4.5	GND	V _I = V _{IHC} or V _{ILC}		10	30		35		45	Ω
		4.5	-4.5	V _{I/O} = V _{CC} or V _{EE}		5	12		15		18	
		6.0	-6.0	I _{I/O} ≤ 2mA		5	10		12		15	
I _{OFF}	Input/Output Leakage Current (SWITCH OFF)	6.0	GND	V _{OS} = V _{CC} or GND			±0.06		±0.6		±1.2	μA
		6.0	-6.0	V _S = GND or V _{CC} V _I = V _{ILC} or V _{IHC}			±0.1		±1		±2	
I _{IZ}	Switch Input Leakage Current (SWITCH ON, OUTPUT OPEN)	6.0	GND	V _{OS} = V _{CC} or GND			±0.06		±0.6		±1.2	μA
		6.0	-6.0	V _I = V _{IHC} or V _{ILC}			±0.1		±1		±2	
I _I	Input Leakage Current	6.0	GND	V _I = V _{CC} or GND			±0.1		±0.1		±1	μA
I _{CC}	Quiescent Supply Current	6.0	GND	V _I = V _{CC} or GND			4		40		80	μA
		6.0	-6.0				8		80		160	

Lampiran 5 : Datasheet Transistor C945


WEITRON
C945**NPN Transistors**
 Lead(Pb)-Free

TO-92

 1. EMITTER
 2. COLLECTOR
 3. BASE
**MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	V _{CEO}	50	V _{dc}
Collector-Base Voltage	V _{CBO}	60	V _{dc}
Emitter-Base Voltage	V _{EBO}	5.0	V _{dc}
Collector Current-Continuous	I _C	150	mAdc
Total Device Dissipation TA=25°C	P _D	0.4	W
Junction Temperature	T _J	+150	°C
Storage Temperature	T _{STG}	-40 to + 150	°C

ELECTRICAL CHARACTERISTICS

Characteristics	Symbol	Min	Max	Unit
-----------------	--------	-----	-----	------

OFF CHARACTERISTICS

Collector-Emitter Breakdown Voltage (I _C =100 uAdc, I _B =0)	V _{(BR)CEO}	50	-	V _{dc}
Collector-Base Breakdown Voltage (I _C =1 mAdc, I _E =0)	V _{(BR)CBO}	60	-	V _{dc}
Emitter-Base Breakdown Voltage (I _E =100 uAdc, I _C =0)	V _{(BR)EBO}	5.0	-	V _{dc}
Collector Cutoff Current (V _{CE} =60 V _{dc} , I _E =0)	I _{CEO}	-	0.1	uAdc
Collector Cutoff Current (V _{CB} =45 V _{dc} , I _E =0)	I _{CBO}	-	0.1	uAdc
Emitter Cutoff Current (V _{EB} =5.0 V _{dc} , I _C =0)	I _{EBO}	-	0.1	uAdc

WEITRON<http://www.weitron.com.tw>

1/4

08-Feb-06

C945**WEITRON****ELECTRICAL CHARACTERISTICS** ($T_A=25^\circ\text{C}$ unless otherwise noted) (Continued)

Characteristics	Symbol	Min	Typ	Max	Unit
-----------------	--------	-----	-----	-----	------

ON CHARACTERISTICS

DC Current Gain $V_{CE}=6.0\text{V}, I_C=1\text{mA}$ $V_{CE}=6.0\text{V}, I_C=0.1\text{mA}$	h_{FE1} h_{FE2}	70 40	-	700	-
Collector-Emitter Saturation Voltage $I_C=100\text{mA}, I_B=10\text{mA}$	$V_{CE(sat)}$	-	-	0.3	V
Base-Emitter Voltage $I_C=100\text{mA}, I_B=10\text{mA}$	$V_{BE(sat)}$	-	-	1.0	V
Transition Frequency $V_{CE} = 6\text{V}, I_C = 10\text{mA}, f = 30\text{MHz}$	f _T	200	-	-	MHz
Collector Output Capacitance $V_{CB} = 10\text{V}, I_E = 0, f = 1\text{MHz}$	C _{ob}	-	-	3.0	pF
Noise figure $V_{CE} = 6\text{V}, I_C = 0.1\text{mA}, R_g = 10\text{k}\Omega, f = 1\text{KHz}$	NF	-	4.0	10	dB

CLASSIFICATION OF h_{FE1}

Rank	O	Y	GR	BL
Range	70-140	120-240	200-400	350-700

WEITRON<http://www.weitron.com.tw>

2/4

08-Feb-06

C945




FIG1. Total Power Dissipation vs Ambient Temperature




FIG.2 Collector Current vs Collector to Emitter Voltage




FIG.3 Collector and Base Saturation Voltage vs Collector Current





FIG.4 Gain Bandwidth Product vs Emitter Current

Lampiran 6 : Datasheet Transistor C2073

KSC2073




FAIRCHILD
SEMICONDUCTOR™

KSC2073

TV Vertical Deflection Output

- Complement to KSA940
- Collector-Base Voltage : $V_{CBO} = 150V$



TO-220

1.Base 2.Collector 3.Emitter

NPN Epitaxial Silicon Transistor

Absolute Maximum Ratings $T_C=25^\circ C$ unless otherwise noted

Symbol	Parameter	Value	Units
V_{CBO}	Collector-Base Voltage	150	V
V_{CEO}	Collector-Emitter Voltage	150	V
V_{EBO}	Emitter-Base Voltage	5	V
I_C	Collector Current	1.5	A
P_C	Collector Dissipation ($T_C=25^\circ C$)	25	W
T_J	Junction Temperature	150	$^\circ C$
T_{STG}	Storage Temperature	- 55 ~ 150	$^\circ C$

Electrical Characteristics $T_C=25^\circ C$ unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
BV_{CBO}	Collector-Base Breakdown Voltage	$I_C = 500\mu A, I_E = 0$	150			V
BV_{CEO}	Collector-Emitter Breakdown Voltage	$I_C = 10mA, I_B = 0$	150			V
BV_{EBO}	Emitter-Base Breakdown Voltage	$I_E = - 500\mu A, I_C = 0$	5			V
I_{CBO}	Collector Cut-off Current	$V_{CB} = 120V, I_E = 0$			10	μA
h_{FE}	DC Current Gain	$V_{CE} = 10V, I_C = 0.5A$	40	75	140	
$V_{CE(sat)}$	Collector-Emitter Saturation Voltage	$I_C = 500mA, I_B = 50mA$			1	V
f_T	Current Gain Bandwidth Product	$V_{CE} = 10V, I_C = 0.5A$		4		MHz
C_{ob}	Output Capacitance	$V_{CB} = 10V, I_E = 0$ $f = 1MHz$		50		pF

Typical Characteristics




Figure 1. Static Characteristic




Figure 2. DC current Gain




Figure 3. Base-Emitter Saturation Voltage
Collector-Emitter Saturation Voltage




Figure 4. Collector-Emitter On Voltage




Figure 5. Safe Operating Area




Figure 6. Power Derating

Lampiran 7 : Datasheet Transistor BD139


BD135
BD139

NPN SILICON TRANSISTORS



Type	Marking
BD135	BD135
BD135-10	BD135-10
BD135-16	BD135-16
BD139	BD139
BD139-10	BD139-10
BD139-16	BD139-16

- STMicroelectronics PREFERRED SALESTYPES

DESCRIPTION

The BD135 and BD139 are silicon Epitaxial Planar NPN transistors mounted in Jedec SOT-32 plastic package, designed for audio amplifiers and drivers utilizing complementary or quasi-complementary circuits.

The complementary PNP types are BD136 and BD140 respectively.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
		BD135	BD139	
V_{CBC}	Collector-Base Voltage ($I_E = 0$)	45	80	V
V_{CEO}	Collector-Emitter Voltage ($I_B = 0$)	45	80	V
V_{EBO}	Emitter-Base Voltage ($I_C = 0$)	5		V
I_C	Collector Current	1.5		A
I_{CV}	Collector Peak Current	3		A
I_B	Base Current	0.5		A
P_{tot}	Total Dissipation at $T_c \leq 25^\circ\text{C}$	12.5		W
P_{tot}	Total Dissipation at $T_{amb} \leq 25^\circ\text{C}$	1.25		W
T_{stg}	Storage Temperature	-65 to 150		$^\circ\text{C}$
T_J	Max. Operating Junction Temperature	150		$^\circ\text{C}$

BD135 / BD139

THERMAL DATA


$R_{thj-case}$	Thermal Resistance Junction-case	Max	10	$^{\circ}C/W$
----------------	----------------------------------	-----	----	---------------

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{cBO}	Collector Cut-off Current ($I_E = 0$)	$V_{CB} = 30 V$ $V_{CB} = 30 V$ $T_C = 125^{\circ}C$			0.1 10	μA μA
I_{EBO}	Emitter Cut-off Current ($I_C = 0$)	$V_{EB} = 5 V$			10	μA
$V_{CE0(sus)*}$	Collector-Emitter Sustaining Voltage ($I_B = 0$)	$I_C = 30 mA$ for BD135 for BD139	45 80			V V
$V_{CE(sat)*}$	Collector-Emitter Saturation Voltage	$I_C = 0.5 A$ $I_B = 0.05 A$			0.5	V
V_{BE*}	Base-Emitter Voltage	$I_C = 0.5 A$ $V_{CE} = 2 V$			1	V
h_{FE*}	DC Current Gain	$I_C = 5 mA$ $V_{CE} = 2 V$ $I_C = 150 mA$ $V_{CE} = 2 V$ $I_C = 0.5 A$ $V_{CE} = 2 V$	25 40 25		250	
h_{FE}	h_{FE} Groups	$I_C = 150 mA$ $V_{CE} = 2 V$ for BD135/BD139 group-10 for BD135/BD139 group-16	63 100		160 250	

* Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

Safe Operating Area



Lampiran 8 : Perhitungan jarak antar pulsa atau periode total pada rangkaian Osilator.

$$t_{LO} = 0,693 R_B C$$

$$t_{HI} = 0,693(R_A + R_B)C$$

$$\begin{aligned} \text{Periode total (T)} &= t_{HI} + t_{LO} \\ &= 0,693(R_A + 2R_B)C \end{aligned}$$

$$\text{Frekuensi Osilasi (f)} = \frac{1}{T}$$

$$\text{Duty Cycle (D)} = \frac{R_B}{R_A + 2R_B}$$

$$t_{LO} = 0,693 \times R_B \times C$$

$$= 0,693 \times 1K\Omega \times 10\mu F$$

$$= 0,693 \times 1 \times 10^3 \Omega \times 10 \times 10^{-6} F$$

$$= 0,00693 \text{ s}$$

$$t_{HI} = 0,693 \times (R_A + R_B) \times C$$

$$= 0,693 \times (15K\Omega + 1K\Omega) \times 10\mu F$$

$$= 0,693 \times 16 \times 10^3 \Omega \times 10 \times 10^{-6} F$$

$$= 0,11088 \text{ s}$$

$$\text{Periode Total (T)} = t_{LO} + t_{HI}$$

$$= 0,00693 \text{ s} + 0,11088 \text{ s}$$

$$= 0,11781 \text{ s}$$

$$= 117,81 \text{ ms}$$

$$\text{Frekuensi} = \frac{1}{T}$$

$$= \frac{1}{0,11781 \text{ s}}$$

$$= \mathbf{8,488 \text{ Hz}}$$

$$\text{Periode Total (T)} = \text{Jarak Antar Pulsa} = 117,81 \text{ ms}$$

Lampiran 9 : Perhitungan ADC (*Analog to Digital Converter*) untuk mendeteksi respon refleks pada sensor *knee joint*.

- a. Perhitungan Tegangan per perubahan derajat potensiometer (V°)

$$V^\circ = \frac{V_{ref}}{\Delta\theta}$$

$$V^\circ = \frac{5V}{140^\circ - 90^\circ}$$

$$V^\circ = \frac{5V}{50^\circ}$$

$$V^\circ = 0,1V$$

Jadi tegangan per perubahan derajat potensiometer (V°) = 0,1V

- b. Perhitungan kuantisasi ADC

$$\text{Kuantisasi ADC} = \frac{V_{ref}}{\text{Level resolusi ADC}}$$

$$\text{Kuantisasi ADC} = \frac{5V}{256}$$

$$\text{Kuantisasi ADC} = 0,01953 V$$

Jadi kuantisasi ADC adalah sebesar 0,01953V

- c. Perhitungan untuk mencari faktor pengali 'A'

$$V^\circ = \text{Kuantisasi ADC} \times A$$

$$A = \frac{V^\circ}{\text{Kuantisasi ADC}}$$

$$A = \frac{0,1}{0,01953}$$

$$A = 5,12033$$

- d. Perhitungan besar sudut untuk desain sensor *knee joint*

$$\text{Sudut knee joint} = V^\circ = \text{Kuantisasi ADC} \times A$$

$$\text{Sudut knee Joint} = V^\circ = 0,01953 \times 5,12033$$

Lampiran 10 : Listing program yang terdapat pada alat *electrical stimulator*.

```

/*****
This program was produced by the
CodeWizardAVR V2.03.4 Standard
Automatic Program Generator
© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
http://www.hpinfotech.com
Project :
Version :
Date   : 24/06/2012
Author :
Company :
Comments:
Chip type      : ATmega8535
Program type   : Application
Clock frequency : 11,059200 MHz
Memory model   : Small
External RAM size : 0
Data Stack size : 128
*****/
#include <mega8535.h>
#include <lcd.h>
#include <delay.h>
#include <stdio.h>
#include <stdlib.h>
#define ADC_VREF_TYPE 0x20
unsigned char read_adc(unsigned char adc_input)
{ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
delay_us(10); ADCSRA|=0x40; while ((ADCSRA & 0x10)==0);
ADCSRA|=0x10; return ADCH;}
#asm
.equ __lcd_port=0x15 ;PORTC
#endasm
#include <lcd.h>
unsigned char dtkey,dt; unsigned char buffer[16]; //Untuk buffer sprintf
void detek_key (void); unsigned int vsdt,as; float sudut, data1, data2, data3;
void detek_key (void)
{PORTB.4=0; dt = (~PINB & 0x0F);
switch (dt)
{case 1 :{dtkey = 1; PORTD.0=0; PORTD.1=0; PORTD.2=0;break;}
case 2:{ dtkey = 2; PORTD.0=0; PORTD.1=0; PORTD.2=1; break;}
case 4:{dtkey = 3; PORTD.0=0; PORTD.1=1; PORTD.2=0; break;}
case 8:dtkey = 10 ;break; }; PORTB.4 = 1 ; PORTB.5 = 0;
dt = (~PINB & 0x0F); switch (dt)
{case 1 : { dtkey = 4; PORTD.0=0; PORTD.1=1; PORTD.2=1; break;}

```

```

case 2 : {dtkey = 5; PORTD.0=1; PORTD.1=0; PORTD.2=0; break;}
case 4 : {dtkey = 6; PORTD.0=1; PORTD.1=0; PORTD.2=1; break;}
case 8 : dtkey = 11; break;}; PORTB.5 = 1 ; PORTB.6 = 0;
dt = (~PINB & 0x0F); switch (dt)
{case 1: {dtkey = 7; PORTD.0=1; PORTD.1=1; PORTD.2=0; break;}
case 2:{dtkey = 8; PORTD.0=1; PORTD.1=1; PORTD.2=1; break;}
case 4 : dtkey = 9 ; break;
case 8 : dtkey = 12 ; break;};
PORTB.6 = 1 ; PORTB.7 = 0; dt = (~PINB & 0x0F);
switch (dt){case 1:dtkey = 14; break; case 2:dtkey = 0; break; case 4:dtkey = 15;
break; case 8:dtkey = 13;break;};
PORTB.7 = 1;}
void main(void) PORTA=0x00; DDRA=0x00; PORTB=0xFF; DDRB=0xF0;
PORTC=0x00; DDRC=0x00; PORTD=0x00; DDRD=0x0F; ACSR=0x80;
SFIO=0x00; ADMUX=ADC_VREF_TYPE & 0xff; ADCSRA=0x86;
SFIO&=0xEF; as=0;
lcd_init(16); lcd_gotoxy(0,0); lcd_putsf("PUTRI NI'MATUL L");
lcd_gotoxy(0,1); lcd_putsf("=NIM:080810047="); delay_ms(4000);
lcd_clear(); lcd_gotoxy(0,0); lcd_putsf("=DESAIN-ES-4-HR=");
lcd_gotoxy(0,1); lcd_putsf("=TKNOBIOMDK-FST="); delay_ms(3000);
lcd_clear(); lcd_gotoxy(0,0); lcd_putsf("TEKAN HURUF A"); lcd_gotoxy(0,1);
lcd_putsf("UNTUK START ES"); delay_ms(3000); lcd_clear(); lcd_gotoxy(0,0);
lcd_putsf("TEKAN ANGKA 1-8"); lcd_gotoxy(0,1);
lcd_putsf("U/ ATUR STIMULUS"); delay_ms(3000); lcd_clear();
while (1)
{ vsdt=read_adc(0); sudut=(vsdt*(0.01953*5.12033)); data1=sudut;
detek_key(); lcd_gotoxy(0,1); sprintf(buffer,"%d",dtkey); lcd_puts(buffer);
delay_ms(1000); if(dtkey == 9)
{as++;}
if(as!=0)
{ vsdt=read_adc(0); sudut=(vsdt*(0.01953*5.12033)); data2=sudut; PORTD.3=0;
data3=data2-data1; if(data3>0)
{PORTD.3=1; #asm rjmp 0x00;_reset #endasm}
if(data3<0) { vsdt=read_adc(0); sudut=(vsdt*(0.01953*5.12033));
data2=sudut; PORTD.3=0; data3=data2-data1;}}};

```

Lampiran 11 : Perhitungan pada pengujian Rangkaian Osilator dan penguat Tegangan

- a. Perhitungan tegangan stimulasi puncak (V_p)

$$V_p = \text{Tinggi vertikal gelombang} \times \text{skala } v/\text{div}$$

$$V_p = 7,1 \text{ div} \times 10 \times 5 \text{ v/div}$$

$$V_p = 355 \text{ Volt}$$

- b. Perhitungan dalam menentukan *duty cycle*

$$\text{Lebar pulsa on} = \text{horizontal gelombang} \times \text{skala time/div}$$

$$\text{Lebar pulsa on} = 0,1 \text{ div} \times 0,2 \text{ ms/div}$$

$$\text{Lebar pulsa on} = 0,02 \text{ ms}$$

$$\text{Lebar pulsa on} = 20 \mu\text{s}$$

$$\text{duty cycle} = \frac{\text{Lebar Pulsa on}}{\text{Lebar Pulsa off}}$$

$$\text{duty cycle} = \frac{117,81 \text{ ms}}{20 \times 10^{-6}}$$

$$\text{duty cycle} = \frac{117,81 \times 10^{-3}}{20 \times 10^{-6}}$$

$$\text{duty cycle} = 0,1697 \times 10^{-3}$$

$$\text{Persentase duty cycle} = 0,01697\%$$

Lampiran 12 : Perhitungan pada pengujian Rangkaian *Output Level Tegangan Stimulasi* (V_p)

a. Perhitungan tegangan keluaran secara manual:

$$R_{tot} = R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_7 + R_8$$

$$R_{tot} = 4,71K\Omega + 4,7K\Omega + 3,3K\Omega + 1,56K\Omega + 1,49K\Omega + 1,2K\Omega + 1,53K + 1,2K\Omega$$

$$R_{tot} = 19,69 K\Omega$$

$$VO_1 = \frac{R_1}{R_{tot}} x VO_{maks}$$

$$VO_1 = \frac{4,71K\Omega}{19,69K\Omega} x 355V$$

$$VO_1 = \mathbf{84, 918V}$$

$$VO_2 = \frac{R_1+R_2}{R_{tot}} x VO_{maks}$$

$$VO_2 = \frac{4,71K\Omega+4,7K\Omega}{19,69K\Omega} x 355V$$

$$VO_2 = \mathbf{169, 657V}$$

$$VO_3 = \frac{R_1+R_2+R_3}{R_{tot}} x VO_{maks}$$

$$VO_3 = \frac{4,71K\Omega+4,7K\Omega+3,3K\Omega}{19,69K\Omega} x 355V$$

$$VO_3 = \mathbf{229, 154V}$$

$$VO_4 = \frac{R_1+R_2+R_3+R_4}{R_{tot}} x VO_{maks}$$

$$VO_4 = \frac{4,71K\Omega+4,7K\Omega+3,3K\Omega+1,56K\Omega}{19,69K\Omega} x 355V$$

$$VO_4 = \mathbf{257, 28V}$$

$$VO_5 = \frac{R_1+R_2+R_3+R_4+R_5}{R_{tot}} x VO_{maks}$$

$$VO_5 = \frac{4,71+4,7+3,3K\Omega+1,56K\Omega+1,49K\Omega}{19,69K\Omega} x 355V$$

$$VO_5 = \mathbf{284, 144V}$$

$$VO_6 = \frac{R_1+R_2+R_3+R_4+R_5+R_6}{R_{tot}} x VO_{maks}$$

$$VO_6 = \frac{4,71+4,7+3,3+1,56+1,49+1,2}{19,69K\Omega} x 355V$$

$$VO_6 = \mathbf{305, 779V}$$

$$VO_7 = \frac{R_1+R_2+R_3+R_4+R_5+R_6+R_7}{R_{tot}} x VO_{maks}$$

$$VO_7 = \frac{4,71+4,7+3,3+1,56+1,49+1,2+1,53+1,2}{19,69K\Omega} x 355V$$

$$VO_7 = \mathbf{333, 364V}$$

$$VO_8 = \frac{R_{tot}}{R_{tot}} x VO_{maks}$$

$$VO_8 = \frac{19,69K\Omega}{19,69K\Omega} x 355V$$

$$VO_8 = \mathbf{355V}$$

b. Perhitungan tingkat kestabilan pada kedelapan keluaran level tegangan stimulasi (V_p) tanpa beban.

$$\text{Kesalahan Akurasi Tegangan} = \frac{\text{Nilai Standar Deviasi}}{\text{Rata - rata}} x 100\%$$

$$\text{Kesalahan Akurasi Tegangan} = \frac{1,054}{225,5} x 100\%$$

$$\text{Kesalahan Akurasi Tegangan} = 0,467\%$$

$$\text{Tingkat Kestabilan} = 100\% - \text{Kesalahan Akurasi Tegangan}$$

$$= 100\% - 0,467\%$$

$$= 99,533\%$$

Lampiran 13 : Pembuktian perhitungan arus yang dialirkan oleh *electrical stimulator* yang dirancang

- a. Perhitungan V_{rms} pada kondisi tanpa beban untuk setiap tegangan stimulasi (V_p) pada kondisi tanpa beban.

$$\text{Periode Total } (T) = \text{Jarak Antar Pulsa} = 20 \text{ } \mu\text{s}$$

$$\text{Lebar pulsa} = 20 \text{ } \mu\text{s}$$

$$\text{duty cycle} = 0,1697 \times 10^{-3} \text{ s}$$

$$V_{rms} = \frac{1}{T} \left(\frac{1}{2} \cdot V_p \cdot \text{Lebar pulsa} \right)$$

$$V_{rms} = \frac{1}{2} \cdot V_p \cdot \left(\frac{\text{Lebar pulsa}}{T} \right)$$

$$V_{rms} = \frac{1}{2} \cdot V_p \cdot \left(\frac{\text{Lebar pulsa}}{\text{Jarak Antar Pulsa}} \right)$$

$$V_{rms} = \frac{1}{2} \cdot V_p \cdot \text{duty cycle}$$

$$\text{➤ } V_{rms1} = \frac{1}{2} \cdot V_{p1} \cdot \text{duty cycle}$$

$$V_{rms1} = \frac{1}{2} \times 85 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms1} = 7,21225 \text{ mV}}$$

$$\text{➤ } V_{rms3} = \frac{1}{2} \cdot V_{p3} \cdot \text{duty cycle}$$

$$V_{rms3} = \frac{1}{2} \times 225 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms3} = 19,09125 \text{ mV}}$$

$$\text{➤ } V_{rms4} = \frac{1}{2} \cdot V_{p4} \cdot \text{duty cycle}$$

$$V_{rms4} = \frac{1}{2} \times 255 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms4} = 21,63675 \text{ mV}}$$

$$\text{➤ } V_{rms5} = \frac{1}{2} \cdot V_{p5} \cdot \text{duty cycle}$$

$$V_{rms5} = \frac{1}{2} \times 285 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms5} = 24,18225 \text{ mV}}$$

$$\text{➤ } V_{rms2} = \frac{1}{2} \cdot V_{p2} \cdot \text{duty cycle}$$

$$V_{rms2} = \frac{1}{2} \times 170 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms2} = 14,42450 \text{ mV}}$$

$$\text{➤ } V_{rms6} = \frac{1}{2} \cdot V_{p6} \cdot \text{duty cycle}$$

$$V_{rms6} = \frac{1}{2} \times 305 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms6} = 25,87925 \text{ mV}}$$

$$\text{➤ } V_{rms7} = \frac{1}{2} \cdot V_{p7} \cdot \text{duty cycle}$$

$$V_{rms7} = \frac{1}{2} \times 335 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms7} = 28,42475 \text{ mV}}$$

$$\text{➤ } V_{rms8} = \frac{1}{2} \cdot V_{p8} \cdot \text{duty cycle}$$

$$V_{rms8} = \frac{1}{2} \times 355 \times 0,1697 \times 10^{-3} \text{ s}$$

$$\mathbf{V_{rms8} = 30,12175 \text{ mV}}$$

- b. Perhitungan V_{rms} pada kondisi terhubung beban untuk setiap tegangan stimulasi (V_p) pada kondisi terhubung beban.

$$\text{Periode Total } (T) = \text{Jarak Antar Pulsa} = 20 \text{ } \mu\text{s}$$

$$\text{Lebar pulsa} = 20 \text{ } \mu\text{s}$$

$$\text{duty cycle} = 0,1697 \times 10^{-3} \text{ s}$$

$$V_{rms} = \frac{1}{T} \left(\frac{1}{2} \cdot V_p \cdot \text{Lebar pulsa} \right)$$

$$V_{rms} = \frac{1}{2} \cdot V_p \cdot \left(\frac{\text{Lebar pulsa}}{T} \right)$$

$$V_{rms} = \frac{1}{2} \cdot V_p \cdot \left(\frac{\text{Lebar pulsa}}{\text{Jarak Antar Pulsa}} \right)$$

$$V_{rms} = \frac{1}{2} \cdot V_p \cdot \text{duty cycle}$$

- $V_{rms1a} = \frac{1}{2} \cdot V_{p1} \cdot \text{duty cycle}$
 $V_{rms1a} = \frac{1}{2} \times 70 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms1a} = 5,93950 \text{ mV}$
- $V_{rms2a} = \frac{1}{2} \cdot V_{p2} \cdot \text{duty cycle}$
 $V_{rms2a} = \frac{1}{2} \times 115 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms2a} = 9,75775 \text{ mV}$
- $V_{rms3a} = \frac{1}{2} \cdot V_{p3} \cdot \text{duty cycle}$
 $V_{rms3a} = \frac{1}{2} \times 155 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms3a} = 13,15175 \text{ mV}$
- $V_{rms4a} = \frac{1}{2} \cdot V_{p4} \cdot \text{duty cycle}$
 $V_{rms4a} = \frac{1}{2} \times 180 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms4a} = 15,27300 \text{ mV}$
- $V_{rms5a} = \frac{1}{2} \cdot V_{p5} \cdot \text{duty cycle}$
 $V_{rms5a} = \frac{1}{2} \times 200 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms5a} = 16,97000 \text{ mV}$
- $V_{rms6a} = \frac{1}{2} \cdot V_{p6} \cdot \text{duty cycle}$
 $V_{rms6a} = \frac{1}{2} \times 220 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms6a} = 18,66700 \text{ mV}$
- $V_{rms7a} = \frac{1}{2} \cdot V_{p7} \cdot \text{duty cycle}$
 $V_{rms7a} = \frac{1}{2} \times 240 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms7a} = 20,36400 \text{ mV}$
- $V_{rms8a} = \frac{1}{2} \cdot V_{p8} \cdot \text{duty cycle}$
 $V_{rms8a} = \frac{1}{2} \times 260 \times 0,1697 \times 10^{-3} \text{ s}$
 $V_{rms8a} = 22,06100 \text{ mV}$

- c. Perhitungan Irms pada kondisi terhubung beban untuk setiap tegangan stimulasi (V_p) pada kondisi terhubung beban.

$$\text{Resistansi Tendon} = 138K\Omega$$

$$i_{rms} = \frac{V_{rms}}{\text{Resistansi Tendon}}$$

➤ $i_{rms1} = \frac{V_{rms1a}}{\text{Resistansi Tendon}}$
 $i_{rms1} = \frac{5,93950 \text{ mV}}{138K\Omega}$

$$i_{rms1} = 0,04304 \mu\text{A}$$

➤ $i_{rms2} = \frac{V_{rms2a}}{\text{Resistansi Tendon}}$
 $i_{rms2} = \frac{9,7577 \text{ mV}}{138K\Omega}$

$$i_{rms2} = 0,07071 \mu\text{A}$$

➤ $i_{rms3} = \frac{V_{rms3a}}{\text{Resistansi Tendon}}$
 $i_{rms3} = \frac{13,15175 \text{ mV}}{138K\Omega}$

$$i_{rms3} = 0,09530 \mu\text{A}$$

➤ $i_{rms4} = \frac{V_{rms4a}}{\text{Resistansi Tendon}}$
 $i_{rms4} = \frac{15,27300 \text{ mV}}{138K\Omega}$

$$i_{rms4} = 0,11067 \mu\text{A}$$

➤ $i_{rms5} = \frac{V_{rms5a}}{\text{Resistansi Tendon}}$

$$i_{rms5} = \frac{16,97000 \text{ mV}}{138K\Omega}$$

$$i_{rms5} = 0,12297 \mu\text{A}$$

➤ $i_{rms6} = \frac{V_{rms6a}}{\text{Resistansi Tendon}}$
 $i_{rms6} = \frac{18,66700 \text{ mV}}{138K\Omega}$

$$i_{rms6} = 0,13527 \mu\text{A}$$

➤ $i_{rms7} = \frac{V_{rms7a}}{\text{Resistansi Tendon}}$
 $i_{rms7} = \frac{20,36400 \text{ mV}}{138K\Omega}$

$$i_{rms7} = 0,14756 \mu\text{A}$$

➤ $i_{rms8} = \frac{V_{rms8a}}{\text{Resistansi Tendon}}$

$$i_{rms8} = \frac{22,06100 \text{ mV}}{138K\Omega}$$

$$i_{rms8} = 0,15986 \mu\text{A}$$